_vhdl.py
5.52 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
###############################################################################
# Name: vhdl.py #
# Purpose: Define VHDL syntax for highlighting and other features #
# Author: Cody Precord <cprecord@editra.org> #
# Copyright: (c) 2007 Cody Precord <staff@editra.org> #
# License: wxWindows License #
###############################################################################
"""
FILE: vhdl.py
AUTHOR: Cody Precord
@summary: Lexer configuration module for VHDL. Very High Scale Integrated
Circuit Hardware Description Language
@todo: Maybe add highlighting for values S0S, S1S, ect..
"""
__author__ = "Cody Precord <cprecord@editra.org>"
__svnid__ = "$Id: _vhdl.py 68798 2011-08-20 17:17:05Z CJP $"
__revision__ = "$Revision: 68798 $"
#-----------------------------------------------------------------------------#
# Imports
import wx.stc as stc
# Local Imports
import syndata
#-----------------------------------------------------------------------------#
#---- Keyword Specifications ----#
# VHDL Keywords
VHDL_KW = (0, "access after alias all assert architecture array attribute for "
"begin block body buffer bus case component configuration inout "
"constant if else disconnect downto elsif end entity exit file "
"function generate generic group guarded impure in inertial is "
"label library linkage literal loop map new next null of on open "
"others out package port postponed procedure process pure range "
"record register reject report return select severity signal use "
"shared subtype then to transport type unaffected units until "
"variable wait when while with note warning error failure true "
"false")
# VHDL Operators
VHDL_OP = (1, "and nand or nor xor xnor rol ror sla sll sra srl mod rem abs "
"not ")
# VHDL Attributes
VHDL_AT = (2, "'high 'left 'length 'low 'range 'reverse_range 'right 'foreign "
"'ascending 'behavior 'structure 'simple_name 'instance_name "
"'path_name 'active 'delayed 'event 'last_active 'last_event "
"'last_value 'quiet 'stable 'transaction 'driving 'driving_value "
"'base 'high 'left 'leftof 'low 'pos 'pred 'rightof 'succ 'val "
"'image 'value")
# Standard Functions
VHDL_STDF = (3, "now readline read writeline write endfile to_stdulogicvector "
"to_bitvector to_stdulogic to_stdlogicvector resolved to_bit "
"to_x01 to_x01z to_UX01 rising_edge falling_edge is_x "
"shift_right rotate_left rotate_right resize to_integer "
"to_unsigned to_signed std_match to_01 shift_left ")
# Standard Packages
VHDL_STDP = (4, "std ieee work standard textio std_logic_1164 std_logic_arith "
"std_logic_misc std_logic_signed std_logic_textio "
"numeric_bit numeric_std math_complex math_real "
"vital_timing std_logic_unsigned vital_primitives ")
# Standard Types
VHDL_STDT = (5, "bit bit_vector character boolean integer real time string "
"severity_level positive natural signed unsigned line text "
"std_logic std_logic_vector std_ulogic std_ulogic_vector "
"qsim_state qsim_state_vector qsim_12state qsim_12state_vector "
"qsim_strength mux_bit mux_vector reg_bit reg_vector wor_bit "
"wor_vector")
# User Words
VHDL_UKW = (6, "")
#---- Syntax Style Specs ----#
SYNTAX_ITEMS = [ (stc.STC_VHDL_DEFAULT, 'default_style'),
(stc.STC_VHDL_ATTRIBUTE, 'default_style'), # NEEDS STYLE
(stc.STC_VHDL_COMMENT, 'comment_style'),
(stc.STC_VHDL_COMMENTLINEBANG, 'comment_style'),
(stc.STC_VHDL_IDENTIFIER, 'default_style'),
(stc.STC_VHDL_KEYWORD, 'keyword_style'),
(stc.STC_VHDL_NUMBER, 'default_style'),
(stc.STC_VHDL_OPERATOR, 'operator_style'),
(stc.STC_VHDL_STDFUNCTION, 'funct_style'),
(stc.STC_VHDL_STDOPERATOR, 'operator_style'),
(stc.STC_VHDL_STDPACKAGE, 'pre_style'),
(stc.STC_VHDL_STDTYPE, 'class_style'),
(stc.STC_VHDL_STRING, 'string_style'),
(stc.STC_VHDL_STRINGEOL, 'stringeol_style'),
(stc.STC_VHDL_USERWORD, 'default_style') ]
#---- Extra Property Specifications ----#
FOLD = ("fold", "1")
FLD_COMMENT = ("fold.comment", "1")
FLD_COMMPACT = ("fold.compact", "1")
FLD_ATELSE = ("fold.at.else", "1")
FLD_ATBEGIN = ("fold.at.Begin", "1")
FLD_ATPAREN = ("fold.at.Parenthese", "1")
#-----------------------------------------------------------------------------#
class SyntaxData(syndata.SyntaxDataBase):
"""SyntaxData object for VHDL"""
def __init__(self, langid):
super(SyntaxData, self).__init__(langid)
# Setup
self.SetLexer(stc.STC_LEX_VHDL)
def GetKeywords(self):
"""Returns Specified Keywords List """
return [VHDL_KW, VHDL_AT, VHDL_STDF, VHDL_STDP, VHDL_STDT]
def GetSyntaxSpec(self):
"""Syntax Specifications """
return SYNTAX_ITEMS
def GetProperties(self):
"""Returns a list of Extra Properties to set """
return [FOLD]
def GetCommentPattern(self):
"""Returns a list of characters used to comment a block of code """
return [u'--']